Search icone
Search and publish your papers

Non inclusion property in chip multiprocessors with multi-level cache

Or download with : a doc exchange

About the author

Level
Expert

About the document

Published date
Language
documents in English
Format
pdf
Type
term papers
Pages
5 pages
Level
Expert
Accessed
1 times
Validated by
Committee Oboolo.com
0 Comment
Rate this document
  1. Abstract
  2. Introduction
  3. Related work
  4. Proposed architecture
  5. Coherence protocol
    1. Invalidate message
    2. Read miss
    3. Write miss
    4. Write back
  6. Proposed implementation
  7. Conclusion
  8. References

Difference between speed of processor and memory is increasing with the advent of new technology. Chip Multi Processors (CMP) has further increased the pressure on the memory hierarchy. So it has become important to manage on chip memory very judiciously to reduce average memory access time. Inclusion property is almost always implemented in present cache hierarchies. One implication of inclusion is that higher level cache1 is always a subset of lower level cache. This replication of data in cache hierarchy reduces the effective cache space available. This paper proposes a non inclusive cache implementation where any data item can be present only at one level in cache hierarchy. So, aggregate cache space available will be more and more data can be present on chip, hence reducing of chip communication. In CMPs multiple cores may need to share same block of data, in this case block may be replicated between cache hierarchies of multiple cores but a block is never replicated in cache hierarchy of a single core. Advantage of implementing inclusion property is ease of maintaining coherence, since coherence has to be maintained only at the last level cache. This paper proposes a coherence protocol which is slight modification of existing protocols, to maintain coherence in non inclusive caches. Keywords: Cache memory, Inclusion property, Chip Multiprocessing, Multi-level cache hierarchy, Cache Coherence

[...] Hardware implementation of requires one saturating counter per block in entire cache hierarchy which is a significant hardware requirement, this paper proposes two alternative to this approach with less hardware requirement. This paper also proposes a coherence protocol to maintain coherence in non-inclusive caches. Fig Data cache miss rate of L2 cache for different SPEC programs for inclusive and noninclusive (Basic, AP,CS) caches L Hsu proposed to organized last level of cache as shared cache to optimize on chip cache utilization. [...]


[...] Proposed architecture gets rid of this redundancy of data by placing data only at one level in cache hierarchy and this type of architecture is called non inclusive architecture. In inclusive cache architecture, whenever a cache miss occurs new block of data is directly brought to the highest cache level. Data block just brought in may or may not be used in future as frequently as the block which is replaced by this incoming data block. So it would be beneficial, not to bring a new block directly to the highest cache level on its very first reference because it may not be reference again in future. [...]


[...] In this way, non inclusive caches keep only the frequently used blocks in L1 cache, which reduces average memory access time COHERENCE PROTOCOL One of advantages of implementing inclusion property in caches is ease in maintaining coherence, since lowest level cache have information about what is present in higher level cache. In non-inclusive caches each level of cache is mutually exclusive to each other which imply that lower level cache doesn't have any information about what is present at higher level cache. [...]

Recent documents in electronics category

The speculation around Sphero's BB-8

 Science & technology   |  Electronics   |  Presentation   |  11/10/2015   |   .pdf   |   2 pages

Sphero's BB-8, the cross-generational companion

 Science & technology   |  Electronics   |  Presentation   |  11/10/2015   |   .pdf   |   1 page